

CFG Crux

Release Notes

Version: CRUX-20.Q1

Revision: 0.0

Intel Confidential

Copyright © 2019, Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

This document contains information on products in the design phase of development.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED OR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your Intel account manager or distributor to obtain the latest specifications and before placing your product order.

Copies of documents that have an order number and are referenced in this document or in other Intel literature can be obtained from your Intel account manager or distributor.

CFG Crux 20.Q1 Release Notes

About This Document

This document lists the release notes for CFG Crux. Using CFG NocStudio, users can define NoC architectures, describe specifications and requirements, optimize the NoC design and finally generate the NoC IP files such as RTL, testbench, synthesis scripts, NoC IP documentation etc.

Audience

This document is intended for users of NocStudio:

* NoC Architects
* NoC Designers
* SoC Architects

Prerequisite

Before proceeding, you should generally understand:

* Basics of Network on Chip technology

Related Documents

The following documents can be used as a reference to this document.

* CFG NocStudio Crux User Manual
* CFG Crux IP Integration Spec

Customer Support

For technical support about this product and general information, contact CFG Support.

Revision History

|  |  |  |
| --- | --- | --- |
| Revision | Date | Updates |
| 0.0 | Jan 29, 2020 | Initial Version |

Contents

[About This Document 3](#_Toc23346122)

[Audience 3](#_Toc23346123)

[Prerequisite 3](#_Toc23346124)

[Related Documents 3](#_Toc23346125)

[Customer Support 3](#_Toc23346126)

# Deliverables

* CFG NocStudio Package contains N7 version of the tool supporting 16 layers and 256 bridges.
* NocStudio executable with interactive GUI.
* Verification checkers to be used in the DV environment.
* Sanity Test Bench.
* Documentation
  1. NocStudio User Manual: The User Guide describes how to set up a system using NocStudio and how to use it to generate CFG IP.
  2. IP Integration Spec: The Integration Manual describes how to integrate a configured network into a larger subsystem.
  3. Technical Reference Manual: The Technical Reference Manual describes how the functionality of the various NoC elements, the features and functions available, and how to dynamically change the functions using the programmer’s mode.

# Installation

## Licensing

NocStudio uses FlexLM based licensing hosted by Intel Central Licensing group using two dedicated license servers: one in Santa Clara and the other is located in Israel.

In addition to LM\_PROJECT, a linux environmental variable *NETSPD\_LICENSE\_FILE* shall be set as shown below in order to access the licenses. The LM\_PROJECT is essential for users not to check out the wrong combination of license features by accident.

setenv NETSPD\_LICENSE\_FILE [7010@netspeed01p.elic.intel.com:7010@netspeed02p.elic.intel.com](mailto:7010@netspeed01p.elic.intel.com:7010@netspeed02p.elic.intel.com)

For teams without LM\_PROJECT defined, a node-locked license file may be issued. Simply copy over the license file under NocStudio installation directory and renamed it as “license.dat”. If the license file resides in a separated folder, user may set environment variable *LM\_LICENSE\_FILE* before opening NocStudio.

## Deliverables / Tarball set

The CFG IPs and their configuration tool NocStudio have been packaged individually for maximum flexibility allowing mix and match. Each release is tagged with <yy><mm> where yy is the last 2 digits of the year and mm is the month in integer. As an example, release in Jan 2019 will be referenced as 1901 release. Un-tar all individual tarballs delivered as part of the tarball set using the command below.

linux% tar zxvf <tarball\_name>.tar.gz

Here is a snippet of tarball set in 1910 release: netspeed-<release>.<package>.tar.gz

**Tarball name Description Category**

netspeed-1910.tar.gz NocStudio Base  
netspeed-1910.iculibpkg.tar.gz Unicode ICU lib package Base

netspeed-1910.cruxpkg.tar.gz Crux IP package (non-AMBA) NSIP IP

netspeed-1910.orionpkg.tar.gz Orion IP package AMBA IP  
netspeed-1910.geminipkg.tar.gz Gemini IP package AMBA IP  
netspeed-1910.pegasuspkg.tar.gz Pegasus IP package AMBA IP

netspeed-1910.ocppkg.tar.gz OCP support package Connectivity  
netspeed-1910.daupkg.tar.gz Deadlock Avoidance Unit System

netspeed-1910.syscpkg.tar.gz SysC (PA) support package Flow

netspeed-1910.cpp61pkg.tar.gz C++ Modeling API support Flow  
package for gcc 6.1

**Note**:  
The release makes use of Qt libraries covered under LGPL: http://qt-project.org/downloads

# Feature Updates

# EDA Tool Compatibility

* Cadence EDA tools were used for verification and synthesis of this product.
* Xcelium 19.03-s003
* Design Compiler RTL Synthesis N-2017.09-SP3
* HAL Linting tool 15.20.027
* Conformal 16.20.s240
* Compatibility testing has been done with VCS N-2017.12-SP2-4.
* For Platform Architrect, used GCC version is gcc-6.1.0a. (Backward compatible upto gcc-5.2.0-64)
* Please refer to IP Integration specification to enable/disable specific CFG checker in order to resolve or workaround any verification related issues, if any.

Contact your CFG or Synopsys support team for assistance.

# Errata

None

# Changes to Commands and Properties

## Command Changes

|  |  |
| --- | --- |
| **Property Name** | **Comment** |
| add\_regbus\_controller | This command adds a Regbus Controller (RBC) with its RBM and optional Axi4s bridge to tunnel requests from masters in the NoC, or APBM| AXI4LM| IOSFSB| IOSFSB2APB interfaces to drive external requests into the RBC. |
| vifce\_prop | This command is used to set or view a named property of a particular Interface's virtual interface and an optional direction in/out, w.r.t the host. |
| reset\_mesh | This command resets the previously created mesh. |

## Default Property Changes

None

## Mesh Property Changes

None

## Bridge Property Changes

None

## Host Property Changes

None

## Interface Property Changes

None

## Link Property Changes

None

## Router Property Changes

None

## VC Property Changes

None

## CSB Storage Property Changes

None

Intel Corporation

2200 Mission College Blvd,

Santa Clara, CA – 95054.